PROCEEDINGS OF
THE 2008 INTERNATIONAL CONFERENCE ON
ENGINEERING OF RECONFIGURABLE SYSTEMS &
ALGORITHMS

ERSA 2008

Editor

Toomas P. Plaks

WORLDCOMP’08
July 14-17, 2008
Las Vegas Nevada, USA
www.world-academy-of-science.org

©CSREA Press
This volume contains papers presented at The 2008 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA'08). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

Copyright and Reprint Permission

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright © 2008 CSREA Press
Printed in the United States of America

CSREA Press
U. S. A.
ERSA’08

ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS

This year, the international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) celebrates its 10th anniversary. First two years, in 1999 and 2000, ERSA was a small workshop, called ENREGLE: Engineering of Reconfigurable Hardware/Software Objects. Since 2001 the name and status were changed to ERSA Conference.

ERSA conference focuses on different approaches in engineering of reconfigurable systems: in hardware design and in implementing of algorithms; including theory, architecture, algorithms, design systems and applications that demonstrate the benefits of reconfigurable computing.

ERSA conference is aiming to provide a forum where new research results can be quickly published and presented to research community, where people can discuss and share the latest ideas without a long publishing time. Only one and half months are required from submitting a paper to presenting it at the conference when following late CFP option. Late papers, which are not ready for conference time publication, are published in post-conference proceedings, in the official ERSA proceedings.


This year program includes invited papers, regular papers, short papers and posters. In extent, we have an invited session on Next Generation Research Challenges in Reconfigurable Computing, where several leading professors will give their viewpoints on reconfigurable computing prospects. One keynote presentation will be given by Chris Phillips, VP of the company ElementCXI, which was the finalist in EE Times 2008 ACE awards as "Most Promising Technology".

I hope that the ERSA conference, covering different aspects of reconfiguration techniques, will raise your awareness about the scope of reconfigurable or adaptive computing.

I would like to thank the authors for submitting their papers to ERSA’08 and for preparing the final versions of their papers for due date. I hope you all will have successful and enjoyable meeting in Las Vegas this year and I hope to meet you again in next years. I would like to extend my deepest gratitude for the efforts extended by the ERSA’08 Program Committee and to all external reviewers for their careful reading of all of the submitted papers.

Last but not least, I would like to thank the organizing team of The 2008 World Congress in Computer Science, Computer Engineering, and Applied Computing, and, especially, the General Chair Prof. Hamid Arabnia, for the continuous support and help in organizing the ERSA conference.

Toomas P. Plaks
ERSA Chairman
London
May, 2008
ERSA’08 Conference Organisation

Conference Chair
Dr. Toomas P. Plaks
London & Reading Univ.,
UK

Advisory Board
Prof. Viktor K. Prasanna 
Univ. of Southern California 
USA
Dr. Nick Tredennick 
Gilder Technology Report 
USA

Steering Committee
Peter Athanas 
Virginia Tech., USA
Wayne Luk 
Imperial College, UK
Bernard Pottier 
Univ. of Bretagne Occidentale, France

Executive Committee
David Andrews 
Univ. of Kansas, USA
Steven Guccione 
CMPWare, USA

Programme Committee
Mahmoud Alahmad 
Univ. of Nebraska-Lincoln, USA
David Andrews 
Univ. of Kansas, USA
Peter Athanas 
Virginia Tech., USA
Paul Beckett 
RMIT Univ., Australia
Khaled Benkrid 
Univ. of Edinburgh, UK
Timo Rolf Bretschneider 
Nanyang Technological Univ., Singapore
Gabriel Caffarena 
Technical Univ. of Madrid, Spain
Sek Chai 
Motorola
Aravind Dasu 
Utah State Univ., USA
Steven Derrien 
IRISA, France
Christopher C. Doss 
North Carolina A&T State Univ., USA
Antonio Gentile 
Univ. of Palermo, Italy
Clay Gloster 
Howard Univ., USA
Guy Gogniat 
Univ. of South Brittany, France
Marek Gorgoñ 
AGH Univ. of Technology, Poland
Victor Goulart 
Fukuoka Laboratory for Emerging & Enabling Technology, Japan
Yongru Gu 
Univ. of Minnesota, USA
Programme Committee, continuous

Steven Guccione Cmpware, USA
Darrin Hanna Oakland Univ., USA
Frank Hannig Univ. Erlangen-Nürnberg, Germany
Jim Harkin Univ. of Ulster, Northern Ireland
Martin Herbordt Boston Univ., USA
Christian Hochberger TU Dresden, Germany
Xuming Huang Univ. of New Orleans, USA
Ju-wook Jang Sogang Univ., Korea
Jack Jean Wright State Univ. Dayton, USA
Volodimir Kindratenko Univ. of Illinois at Urbana-Champaign, USA
Paris Kitsos Hellenic Open Univ., Greece
Markus Koester Imperial College, UK
Dominique Lavenier IRISA, France
Jaehwan Lee Purdue Univ., USA
Jooheung Lee Univ. of Central Florida, USA
Jeong A Lee Chosun Univ., S. Korea
Miriam Leeser Northeastern Univ., USA
Xuejun Liang Jackson State Univ., USA
Wayne Luk Imperial College, UK
Martin Middendorf Univ. of Leipzig, Germany
Sarma Nedunuri Univ. of Oklahoma, USA
Vincent Nollet IMEC, Belgium
Cameron Patterson Virginia Tech., USA
Sebastien Pillement ENSSAT, France
Marco Platzner Univ. of Paderborn, Germany
Mario Porrmann Univ. of Paderborn, Germany
Bernard Pottier Univ. of Bretagne Occidentale, France
Viktor Prasanna Univ. of Southern California, USA
William H. Robinson Vanderbilt Univ., USA
Guido Rotondi Italian National Statistical Institute (ISTAT), Italy
Domenico Santambrogio Politecnico di Milano, Italy
Sergei Sawitzki Philips Research Europa, The Netherlands
Bala Sethuraman Mentor Graphics
Christian Siemers Univ. of Applied Sciences Nordhausen, Germany
Melissa C. Smith Clemson Univ., USA
Thilo Streichert Daimler AG, Germany
David Thomas Imperial College, UK
Jim Torresen Univ. of Oslo, Norway
Salvatore Vitabile Univ. di Palermo, Italy
Minoru Watanabe Shizuoka Univ., Japan
Steve Wilton Univ. of British Columbia, Canada
Sotirios G. Ziavras New Jersey Institute of Technology, USA
Peter Zipf Darmstadt Univ. of Technology, Germany
Contents

SESSION: KEYNOTES

Multicore Devices: A New Generation of Reconfigurable Architectures
Steven Guccione

SESSION: INVITED TALKS AND PAPERS

Reconfigurable Mesh Techniques and Applications
Jerry Trahan

On FPGA Design with Self-checking and Fault Tolerance Capability
Parag Lala

The GOmputer: Accelerating GO with FPGAs
Marco Platzner, Sven Döhre, Markus Happe, Tobias Kenter, Ulf Lorenz, Tobias Schumacher, Andre Send, Alexander Warkentin

SESSION: PANEL AND WORKSHOP

Modeling Abstractions for Next Generation Reconfigurable Computing
David Andrews, Jason Agron

Design Productivity for Configurable Computing
Brent Nelson, Michael Wirthlin, Brad Hutchings, Peter Athanas, Shawn Bohner

FPGAs or Distributed Systems?
Bernard Pottier

A New Tact in Reconfigurable Computing Research
John Watson, Steve Kelem, Brian Box, Joseph Hassoun, Stephen Wasson, Bob Plunkett, Chris Phillips

Industrial Workshop - Architectural Synthesis for Reconfigurable Computing
Chris Eddington

SESSION: ADAPTIVE AND DYNAMICALLY RECONFIGURABLE SYSTEMS
Communication and Synchronization in Multithreaded Reconfigurable Computing Systems
Enno Lubbers, Marco Platzner

A New High Performance Multi Gigabit String Matching Engine
Georges Adouko, François Charot, Christophe Wolinski

Towards Understanding and Managing the Dynamic Behavior of Run-Time Reconfigurable Architectures
Kehuai Wu, Esben Rosenlund Hansen, Jan Madsen

System on a Programmable Chip Adaptation Through Active Partial Reconfiguration
Erik Anderson, Matthew French, Dong-In Kang

A New Efficient Architecture for Univariate Polynomial Interpolation Over GF(2^m)
Edgar Ferrer, Dorothy Bollman

Wai-Chung Tang, Catherine L. Zhou, Yu-Liang Wu

Design Framework for Partial Run-Time FPGA Reconfiguration
Chris Conger, Ann Gordon-Ross, Alan George

Elemental Computing for High Reliability
Joseph Hassoun, Steve Kelemjoseph, Brian Box, Stephen Wasson, Bob Plunkett, Chris Phillips

SESSION: RECONFIGURABLE COMPUTING FOR SPACE BASED APPLICATIONS

An Introduction to Radiation-Induced Failure Modes and Related Mitigation Methods For Xilinx SRAM FPGAs
Heather Quinn, Paul Graham, Keith Morgan, Jim Krone, Michael Caffrey, Michael Wirthlin

Multiparadigm Computing for Space-Based Synthetic Aperture Radar
Adam Jacobs, Grzegorz Cieslewski, Casey Reardon, Alan D. George

TMR with More Frequent Voting for Improved FPGA Reliability
Brian Pratt, Michael Caffrey, Derrick Gibelyou, Paul Graham, Keith Morgan, Michael Wirthlin

Highly Parallel FPGA Based IEEE-754 Compliant Double-Precision Floating-Point Division
Sandeep Venishetti, Ali Akoglu
SESSION: RECONFIGURABLE SYSTEM DESIGN TOOLS AND LANGUAGES

SystemC-based Custom Reconfigurable Cores for Wireless Applications 169
Ali Ahmadinia, Balal Ahmad, Ahmet Erdogan, Tughrul Arslan

A Formal Semantics for Control and Data flow in the Gannet Service-based System-on-Chip Architecture 176
Wim Vanderbauwhede

Optimizing Pipelining in HDL Generated Automatically from C Source Codes 184
Wesley Holland, Yoginder Dandass

A Framework to Improve IP Portability on Reconfigurable Computers 191
Miaoqing Huang, Ivan Gonzalez, Sergio Lopez-Buedo, Tarek El-Ghazawi

SESSION: MULTI-CONTEXT DEVICES AND APPLICATIONS

Implementation of a Multi-Context FPGA Based on Flexible-Context-Partitioning 201
Hasitha Waidyasooriya, Masanori Hariyama, Michitaka Kameyama

A Method for Capturing State Data on Dynamically Reconfigurable Processors 208
Vu Manh Tuan, Hideharu Amano

Evaluation of MuCCRA-D: A Dynamically Reconfigurable Processor with Directly Interconnected PEs 215
Masaru Kato, Yohei Hasegawa, Hideharu Amano

MISC: Mono Instruction-Set Computer based on Dynamic Reconfiguration - a 6502 Perspective 222
Fuminori Kobayashi, Yasuyuki Morikawa, Minoru Watanabe

SESSION: APPLICATIONS OF RECONFIGURABLE SYSTEMS

Fast Real-Time LIDAR Processing on FPGAs 231
Kuei-Tsung Shih, Arjun Balachandran, Karthik Nagarajan, Brian Holland, Clint Slatton, Alan George

Gradient Run-length Data Compression for Real-time Airborne Image Processing 238
Zachary Baker, Justin Tripp

A Hardware Accelerator for k-th Nearest Neighbor Thinning 245
A Parallel Array to Accelerate GFA Modeling in Video Coding 252
Abdel Ejnioui, Paul Bao

Qnet: A Modular Architecture for Reconfigurable Computing 259
Scott Lloyd, Quinn Snell

SESSION: SHORT PAPERS

Scalable FPGA Architecture for DCT Computation Using Dynamic Partial Reconfiguration 269
Jian Huang, Matthew Parris, Jooheung Lee, Ronald DeMara

SCARS: Scalable Self-Configurable Architecture for Reusable Space Systems 273
Adarsha Sreeramareddy, Jeff Josiah, Ali Akoglu

Selection and Use of Programmable Logic in Flight Applications 277
Gary Block, Paula Pingree, Yungling Lou

Hardware/Software Co-designed Extended Kalman Filter on an FPGA 281
Robert Barnes, Aravind Dasu

Multi-Criteria Optimization and Performance Measurement of Domain-Specific Reconfigurable Architectures Targeting Image and Video Processing Applications 285
Arjun Pai, Khaled Benkrid

A 770ns Holographic Reconfiguration of a Four-Context DORGA 289
Mao Nakajima, Minoru Watanabe

Dynamically Reconfigurable FFTs for Cognitive Radio on a Multiprocessor Platform 293
Qiwei Zhang, Karel Walters, Andre Kokkeler, Gerard Smit

High Performance Double Precision Reduction Circuit Implementation in FPGA 298
Andrea Suardi, Antonio Manenti, Andrea Abba, Angelo Geraci

SESSION: POSTERS

A Cellular Automata ASIC for Conformal Computing 305
Mariam Hoseini, Chao You, Mark Pavicic
Synthesis of relocatable tasks and implementation of a task communication bus in a general purpose Hw system
Angel Luis González Bravo, Hortensia Mecha López, Julio Septién del Castillo, Sara Román Navarro, Daniel Mozos Muñoz

Non-Volatile Multi-Context FPGAs Using Hybrid Multiple-Valued/Binary Context Switching Signals
Masanori Hariyama, Shota Ishihara, Noriaki Idobata, Michitaka Kameyama

FPGA Schemes with Optimized Routing for the Advanced Encryption Standard
Jason Van Dyken, Jose Delgado-Frias, Sirisha Medidi

Performance Evaluation of FPGA-based Hardware Accelerator: A Case Study
Yidong Liu, Srinivasan Santhanam, Jooheung Lee

SESSION: LATE PAPERS

FPGA Resource Management Using Internal RAM as Aata Cache
Laura Sanchez, Julio Septien, Daniel Mozos, Hortensia Mecha, Angel Luis Gonzalez

Resource Management for Hw Multitasking in Three Dimensional FPGAs
Jose Antonio Valero, Julio Septien, Daniel Mozos, Hortensia Mecha, Angel Luis Gonzalez

The Viability of Cellular Automata Architectures for General Purpose Computing
Victor Zhirnov, Gregory Leeming, Kosmos Galatsis, Ralph Cavin

Threats and Challenges in Reconfigurable Hardware Security
Ryan Kastner, Ted Huffmire

High Level Languages for Reconfigurable Computing: An Equivalent to Third Generation Software Languages?
Gavin Smith, Grant Wigley